This source file includes following definitions.
- le_sbus_wrcsr
- le_sbus_rdcsr
- lematch_sbus
- leattach_sbus
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41 #include "bpfilter.h"
42
43 #include <sys/param.h>
44 #include <sys/systm.h>
45 #include <sys/mbuf.h>
46 #include <sys/syslog.h>
47 #include <sys/socket.h>
48 #include <sys/device.h>
49 #include <sys/malloc.h>
50
51 #include <net/if.h>
52 #include <net/if_media.h>
53
54 #ifdef INET
55 #include <netinet/in.h>
56 #include <netinet/if_ether.h>
57 #endif
58
59 #include <machine/bus.h>
60 #include <machine/intr.h>
61 #include <machine/autoconf.h>
62
63 #include <dev/sbus/sbusvar.h>
64 #include <dev/sbus/lebuffervar.h>
65
66 #include <dev/ic/am7990reg.h>
67 #include <dev/ic/am7990var.h>
68
69
70
71
72 #define LEREG1_RDP 0
73 #define LEREG1_RAP 2
74
75 struct le_softc {
76 struct am7990_softc sc_am7990;
77 bus_space_tag_t sc_bustag;
78 bus_dma_tag_t sc_dmatag;
79 bus_dmamap_t sc_dmamap;
80 bus_space_handle_t sc_reg;
81 };
82
83 #define MEMSIZE 0x4000
84
85 int lematch_sbus(struct device *, void *, void *);
86 void leattach_sbus(struct device *, struct device *, void *);
87
88
89
90
91 struct cfattach le_sbus_ca = {
92 sizeof(struct le_softc), lematch_sbus, leattach_sbus
93 };
94
95 void le_sbus_wrcsr(struct am7990_softc *, u_int16_t, u_int16_t);
96 u_int16_t le_sbus_rdcsr(struct am7990_softc *, u_int16_t);
97
98 void
99 le_sbus_wrcsr(struct am7990_softc *sc, u_int16_t port, u_int16_t val)
100 {
101 struct le_softc *lesc = (struct le_softc *)sc;
102
103 bus_space_write_2(lesc->sc_bustag, lesc->sc_reg, LEREG1_RAP, port);
104 bus_space_barrier(lesc->sc_bustag, lesc->sc_reg, LEREG1_RAP, 2,
105 BUS_SPACE_BARRIER_WRITE);
106 bus_space_write_2(lesc->sc_bustag, lesc->sc_reg, LEREG1_RDP, val);
107 bus_space_barrier(lesc->sc_bustag, lesc->sc_reg, LEREG1_RDP, 2,
108 BUS_SPACE_BARRIER_WRITE);
109
110 #if defined(SUN4M)
111
112
113
114
115
116 if (CPU_ISSUN4M) {
117 volatile u_int16_t discard;
118 discard = bus_space_read_2(lesc->sc_bustag, lesc->sc_reg,
119 LEREG1_RDP);
120 }
121 #endif
122 }
123
124 u_int16_t
125 le_sbus_rdcsr(struct am7990_softc *sc, u_int16_t port)
126 {
127 struct le_softc *lesc = (struct le_softc *)sc;
128
129 bus_space_write_2(lesc->sc_bustag, lesc->sc_reg, LEREG1_RAP, port);
130 bus_space_barrier(lesc->sc_bustag, lesc->sc_reg, LEREG1_RAP, 2,
131 BUS_SPACE_BARRIER_WRITE);
132 return (bus_space_read_2(lesc->sc_bustag, lesc->sc_reg, LEREG1_RDP));
133 }
134
135
136 int
137 lematch_sbus(struct device *parent, void *vcf, void *aux)
138 {
139 struct cfdata *cf = vcf;
140 struct sbus_attach_args *sa = aux;
141
142 return (strcmp(cf->cf_driver->cd_name, sa->sa_name) == 0);
143 }
144
145 void
146 leattach_sbus(struct device *parent, struct device *self, void *aux)
147 {
148 struct sbus_attach_args *sa = aux;
149 struct le_softc *lesc = (struct le_softc *)self;
150 struct am7990_softc *sc = &lesc->sc_am7990;
151 bus_dma_tag_t dmatag;
152
153 extern void myetheraddr(u_char *);
154 extern struct cfdriver lebuffer_cd;
155
156 lesc->sc_bustag = sa->sa_bustag;
157 lesc->sc_dmatag = dmatag = sa->sa_dmatag;
158
159 if (sbus_bus_map(sa->sa_bustag, sa->sa_reg[0].sbr_slot,
160 sa->sa_reg[0].sbr_offset, sa->sa_reg[0].sbr_size,
161 BUS_SPACE_MAP_LINEAR, 0, &lesc->sc_reg) != 0) {
162 printf(": cannot map registers\n");
163 return;
164 }
165
166
167
168
169
170
171
172 if (lebuffer_cd.cd_ndevs != 0) {
173 struct lebuf_softc *lebuf;
174 int i;
175
176 for (i = 0; i < lebuffer_cd.cd_ndevs; i++) {
177 lebuf = (struct lebuf_softc *)lebuffer_cd.cd_devs[i];
178 if (lebuf == NULL || lebuf->attached != 0)
179 continue;
180
181 sc->sc_mem = lebuf->sc_buffer;
182 sc->sc_memsize = lebuf->sc_bufsiz;
183
184 sc->sc_addr = 0;
185 lebuf->attached = 1;
186
187
188 sc->sc_conf3 = getpropint(sa->sa_node,
189 "busmaster-regval",
190 LE_C3_BSWP | LE_C3_ACON | LE_C3_BCON);
191 break;
192 }
193 }
194
195 if (sc->sc_mem == 0) {
196 bus_dma_segment_t seg;
197 int rseg, error;
198
199
200 if ((error = bus_dmamap_create(dmatag, MEMSIZE, 1, MEMSIZE, 0,
201 BUS_DMA_NOWAIT|BUS_DMA_24BIT, &lesc->sc_dmamap)) != 0) {
202 printf(": DMA map create error %d\n", error);
203 return;
204 }
205
206
207 if ((error = bus_dmamem_alloc(dmatag, MEMSIZE, 0, 0,
208 &seg, 1, &rseg, BUS_DMA_NOWAIT|BUS_DMA_24BIT)) != 0){
209 printf(": DMA buffer allocation error %d\n", error);
210 return;
211 }
212
213
214 if ((error = bus_dmamem_map(dmatag, &seg, rseg, MEMSIZE,
215 (caddr_t *)&sc->sc_mem,
216 BUS_DMA_NOWAIT|BUS_DMA_COHERENT|BUS_DMA_24BIT)) != 0) {
217 printf(": DMA buffer map error %d\n", error);
218 bus_dmamem_free(lesc->sc_dmatag, &seg, rseg);
219 return;
220 }
221
222
223 if ((error = bus_dmamap_load(dmatag, lesc->sc_dmamap, sc->sc_mem,
224 MEMSIZE, NULL, BUS_DMA_NOWAIT|BUS_DMA_COHERENT|BUS_DMA_24BIT)) != 0) {
225 printf(": DMA buffer map load error %d\n", error);
226 bus_dmamem_free(dmatag, &seg, rseg);
227 bus_dmamem_unmap(dmatag, sc->sc_mem, MEMSIZE);
228 return;
229 }
230
231 sc->sc_addr = lesc->sc_dmamap->dm_segs[0].ds_addr & 0xffffff;
232 sc->sc_memsize = MEMSIZE;
233 sc->sc_conf3 = LE_C3_BSWP | LE_C3_ACON | LE_C3_BCON;
234 }
235
236 myetheraddr(sc->sc_arpcom.ac_enaddr);
237
238 sc->sc_copytodesc = am7990_copytobuf_contig;
239 sc->sc_copyfromdesc = am7990_copyfrombuf_contig;
240 sc->sc_copytobuf = am7990_copytobuf_contig;
241 sc->sc_copyfrombuf = am7990_copyfrombuf_contig;
242 sc->sc_zerobuf = am7990_zerobuf_contig;
243
244 sc->sc_rdcsr = le_sbus_rdcsr;
245 sc->sc_wrcsr = le_sbus_wrcsr;
246
247 am7990_config(&lesc->sc_am7990);
248
249
250 if (sa->sa_nintr != 0)
251 (void)bus_intr_establish(lesc->sc_bustag, sa->sa_pri,
252 IPL_NET, 0, am7990_intr, sc, self->dv_xname);
253 }