This source file includes following definitions.
- FE_RX_DISC_TX_IDLE_STRUCT
- FRONT_END_REG_STRUCT
- FE_STATISTICS_STRUCT
- ADAPTER_CONFIGURATION_STRUCT
- sdla_fe_iface_t
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37 #ifndef __IF_SAN_FRONT_END_H_
38 #define __IF_SAN_FRONT_END_H_
39
40
41 #define WAN_MEDIA_NONE 0x00
42 #define WAN_MEDIA_T1 0x01
43 #define WAN_MEDIA_E1 0x02
44 #define WAN_MEDIA_56K 0x03
45
46
47 #define S508_ADPTR 0x0001
48 #define S5141_ADPTR_1_CPU_SERIAL 0x0011
49 #define S5142_ADPTR_2_CPU_SERIAL 0x0012
50 #define S5143_ADPTR_1_CPU_FT1 0x0013
51 #define S5144_ADPTR_1_CPU_T1E1 0x0014
52 #define S5145_ADPTR_1_CPU_56K 0x0015
53 #define S5147_ADPTR_2_CPU_T1E1 0x0017
54 #define S5148_ADPTR_1_CPU_T1E1 0x0018
55
56 #define S518_ADPTR_1_CPU_ADSL 0x0018
57
58 #define A101_ADPTR_T1E1_MASK 0x0040
59 #define A101_ADPTR_1TE1 0x0041
60 #define A101_ADPTR_2TE1 0x0042
61
62 #define A100_ADPTR_T3E3_MASK 0x0080
63 #define A100_ADPTR_1_CHN_T3E3 0x0081
64 #define A105_ADPTR_1_CHN_T3E3 0x0082
65
66 #define OPERATE_T1E1_AS_SERIAL 0x8000
67
68
69
70 #define SDLA_ADPTR_DECODE(adapter_type) \
71 (adapter_type == S5141_ADPTR_1_CPU_SERIAL) ? "S514-1-PCI" : \
72 (adapter_type == S5142_ADPTR_2_CPU_SERIAL) ? "S514-2-PCI" : \
73 (adapter_type == S5143_ADPTR_1_CPU_FT1) ? "S514-3-PCI" : \
74 (adapter_type == S5144_ADPTR_1_CPU_T1E1) ? "S514-4-PCI" : \
75 (adapter_type == S5145_ADPTR_1_CPU_56K) ? "S514-5-PCI" : \
76 (adapter_type == S5147_ADPTR_2_CPU_T1E1) ? "S514-7-PCI" : \
77 (adapter_type == S518_ADPTR_1_CPU_ADSL) ? "S518-PCI " : \
78 (adapter_type == A101_ADPTR_1TE1) ? "AFT-A101 " : \
79 (adapter_type == A101_ADPTR_2TE1) ? "AFT-A102 " : \
80 (adapter_type == A105_ADPTR_1_CHN_T3E3) ? "A105-1-PCI" : \
81 (adapter_type == A105_ADPTR_1_CHN_T3E3) ? "A105-2 " : \
82 "UNKNOWN "
83
84
85 #define WAN_FE_GET_STAT (WAN_FE_UDP_CMD_START + 0)
86 #define WAN_FE_SET_LB_MODE (WAN_FE_UDP_CMD_START + 1)
87 #define WAN_FE_FLUSH_PMON (WAN_FE_UDP_CMD_START + 2)
88 #define WAN_FE_GET_CFG (WAN_FE_UDP_CMD_START + 3)
89
90
91
92
93 #define READ_FRONT_END_REGISTER (WAN_FE_CMD_START+0)
94
95
96 #define WRITE_FRONT_END_REGISTER (WAN_FE_CMD_START+1)
97
98
99 #define READ_FRONT_END_STATISTICS (WAN_FE_CMD_START+2)
100
101
102 #define FLUSH_FRONT_END_STATISTICS (WAN_FE_CMD_START+3)
103
104 #ifdef _KERNEL
105
106
107
108
109 #define SET_ADAPTER_CONFIGURATION (WAN_INTERFACE_CMD_START+0)
110
111
112 #define READ_ADAPTER_CONFIGURATION (WAN_INTERFACE_CMD_START+1)
113
114
115 #define WAN_FE_GET_STAT (WAN_FE_UDP_CMD_START + 0)
116 #define WAN_FE_SET_LB_MODE (WAN_FE_UDP_CMD_START + 1)
117 #define WAN_FE_FLUSH_PMON (WAN_FE_UDP_CMD_START + 2)
118 #define WAN_FE_GET_CFG (WAN_FE_UDP_CMD_START + 3)
119
120
121
122
123
124 #define LGTH_FE_CFG_DATA_INVALID 0x91
125
126
127 #define LGTH_ADAPTER_CFG_DATA_INVALID 0x91
128
129
130 #define INVALID_FE_CFG_DATA 0x92
131
132
133 #define ADPTR_OPERATING_FREQ_INVALID 0x92
134
135
136 #define PROT_CFG_BEFORE_FE_CFG 0x93
137
138
139 #define SET_FE_RX_DISC_TX_IDLE_CFG 0x98
140
141
142 #define READ_FE_RX_DISC_TX_IDLE_CFG 0x99
143
144
145 #define SET_TE1_SIGNALING_CFG 0x9A
146
147
148 #define READ_TE1_SIGNALING_CFG 0x9B
149
150
151
152 #define COMMAND_INVALID_FOR_ADAPTER 0x9F
153
154
155
156
157
158
159
160
161 #define NO_ACTIVE_RX_TIME_SLOTS_T1 24
162
163
164 #define NO_ACTIVE_TX_TIME_SLOTS_T1 24
165
166
167 #define NO_ACTIVE_RX_TIME_SLOTS_E1 32
168
169
170
171
172
173 #define NO_ACTIVE_TX_TIME_SLOTS_E1 31
174
175
176 #define READ_REG(reg) card->read_front_end_reg(card, reg)
177 #define WRITE_REG(reg, value) card->write_front_end_reg(card, reg, \
178 (unsigned char)(value))
179
180
181
182
183
184 #pragma pack(1)
185 typedef struct {
186
187 unsigned short lgth_Rx_disc_bfr;
188
189
190 unsigned short lgth_Tx_idle_bfr;
191
192
193 unsigned char Tx_idle_data_bfr[NO_ACTIVE_TX_TIME_SLOTS_E1];
194 } FE_RX_DISC_TX_IDLE_STRUCT;
195 #pragma pack()
196
197
198
199
200
201
202
203
204
205
206 #pragma pack(1)
207 typedef struct {
208
209 unsigned short register_number;
210
211
212 unsigned char register_value;
213 } FRONT_END_REG_STRUCT;
214 #pragma pack()
215
216
217
218
219
220
221
222 #pragma pack(1)
223 typedef struct {
224
225 unsigned long FE_interrupt_count;
226
227
228 unsigned long FE_app_timeout_count;
229 } FE_STATISTICS_STRUCT;
230 #pragma pack()
231
232
233
234
235
236
237
238
239
240 #pragma pack(1)
241 typedef struct {
242 unsigned short adapter_type;
243 unsigned short adapter_config;
244 unsigned long operating_frequency;
245 } ADAPTER_CONFIGURATION_STRUCT;
246 #pragma pack()
247
248
249
250 typedef unsigned char (WRITE_FRONT_END_REG_T)
251 (void *, unsigned short, unsigned char);
252 typedef unsigned char (READ_FRONT_END_REG_T)
253 (void *, unsigned short);
254
255
256 enum {
257 AFT_LED_ON,
258 AFT_LED_OFF,
259 AFT_LED_TOGGLE
260 };
261
262
263
264
265
266 typedef struct {
267
268 unsigned long (*get_fe_service_status)(void*);
269
270
271 void (*print_fe_alarm)(void*,unsigned long);
272
273
274 char* (*print_fe_act_channels)(void*);
275
276
277 void (*set_fe_alarm)(void*,unsigned long);
278 } sdla_fe_iface_t;
279
280
281 #endif
282
283 #endif