This source file includes following definitions.
- qsphymatch
- qsphyattach
- qsphy_service
- qsphy_status
- qsphy_reset
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75 #include <sys/param.h>
76 #include <sys/systm.h>
77 #include <sys/kernel.h>
78 #include <sys/device.h>
79 #include <sys/socket.h>
80
81 #include <net/if.h>
82 #include <net/if_media.h>
83
84 #include <dev/mii/mii.h>
85 #include <dev/mii/miivar.h>
86 #include <dev/mii/miidevs.h>
87
88 #include <dev/mii/qsphyreg.h>
89
90 int qsphymatch(struct device *, void *, void *);
91 void qsphyattach(struct device *, struct device *, void *);
92
93 struct cfattach qsphy_ca = {
94 sizeof(struct mii_softc), qsphymatch, qsphyattach, mii_phy_detach,
95 mii_phy_activate
96 };
97
98 struct cfdriver qsphy_cd = {
99 NULL, "qsphy", DV_DULL
100 };
101
102 int qsphy_service(struct mii_softc *, struct mii_data *, int);
103 void qsphy_reset(struct mii_softc *);
104 void qsphy_status(struct mii_softc *);
105
106 const struct mii_phy_funcs qsphy_funcs = {
107 qsphy_service, qsphy_status, qsphy_reset,
108 };
109
110 static const struct mii_phydesc qsphys[] = {
111 { MII_OUI_QUALSEMI, MII_MODEL_QUALSEMI_QS6612,
112 MII_STR_QUALSEMI_QS6612 },
113
114 { 0, 0,
115 NULL },
116 };
117
118 int
119 qsphymatch(struct device *parent, void *match, void *aux)
120 {
121 struct mii_attach_args *ma = aux;
122
123 if (mii_phy_match(ma, qsphys) != NULL)
124 return (10);
125
126 return (0);
127 }
128
129 void
130 qsphyattach(struct device *parent, struct device *self, void *aux)
131 {
132 struct mii_softc *sc = (struct mii_softc *)self;
133 struct mii_attach_args *ma = aux;
134 struct mii_data *mii = ma->mii_data;
135 const struct mii_phydesc *mpd;
136
137 mpd = mii_phy_match(ma, qsphys);
138 printf(": %s, rev. %d\n", mpd->mpd_name, MII_REV(ma->mii_id2));
139
140 sc->mii_inst = mii->mii_instance;
141 sc->mii_phy = ma->mii_phyno;
142 sc->mii_funcs = &qsphy_funcs;
143 sc->mii_pdata = mii;
144 sc->mii_flags = ma->mii_flags;
145
146 PHY_RESET(sc);
147
148 sc->mii_capabilities =
149 PHY_READ(sc, MII_BMSR) & ma->mii_capmask;
150 if (sc->mii_capabilities & BMSR_MEDIAMASK)
151 mii_phy_add_media(sc);
152 }
153
154 int
155 qsphy_service(struct mii_softc *sc, struct mii_data *mii, int cmd)
156 {
157 struct ifmedia_entry *ife = mii->mii_media.ifm_cur;
158 int reg;
159
160 if ((sc->mii_dev.dv_flags & DVF_ACTIVE) == 0)
161 return (ENXIO);
162
163 switch (cmd) {
164 case MII_POLLSTAT:
165
166
167
168 if (IFM_INST(ife->ifm_media) != sc->mii_inst)
169 return (0);
170 break;
171
172 case MII_MEDIACHG:
173
174
175
176
177 if (IFM_INST(ife->ifm_media) != sc->mii_inst) {
178 reg = PHY_READ(sc, MII_BMCR);
179 PHY_WRITE(sc, MII_BMCR, reg | BMCR_ISO);
180 return (0);
181 }
182
183
184
185
186 if ((mii->mii_ifp->if_flags & IFF_UP) == 0)
187 break;
188
189 mii_phy_setmedia(sc);
190 break;
191
192 case MII_TICK:
193
194
195
196 if (IFM_INST(ife->ifm_media) != sc->mii_inst)
197 return (0);
198
199 if (mii_phy_tick(sc) == EJUSTRETURN)
200 return (0);
201 break;
202
203 case MII_DOWN:
204 mii_phy_down(sc);
205 return (0);
206 }
207
208
209 mii_phy_status(sc);
210
211
212 mii_phy_update(sc, cmd);
213 return (0);
214 }
215
216 void
217 qsphy_status(struct mii_softc *sc)
218 {
219 struct mii_data *mii = sc->mii_pdata;
220 struct ifmedia_entry *ife = mii->mii_media.ifm_cur;
221 int bmsr, bmcr, pctl;
222
223 mii->mii_media_status = IFM_AVALID;
224 mii->mii_media_active = IFM_ETHER;
225
226 bmsr = PHY_READ(sc, MII_BMSR) |
227 PHY_READ(sc, MII_BMSR);
228 if (bmsr & BMSR_LINK)
229 mii->mii_media_status |= IFM_ACTIVE;
230
231 bmcr = PHY_READ(sc, MII_BMCR);
232 if (bmcr & BMCR_ISO) {
233 mii->mii_media_active |= IFM_NONE;
234 mii->mii_media_status = 0;
235 return;
236 }
237
238 if (bmcr & BMCR_LOOP)
239 mii->mii_media_active |= IFM_LOOP;
240
241 if (bmcr & BMCR_AUTOEN) {
242 if ((bmsr & BMSR_ACOMP) == 0) {
243
244 mii->mii_media_active |= IFM_NONE;
245 return;
246 }
247 pctl = PHY_READ(sc, MII_QSPHY_PCTL) |
248 PHY_READ(sc, MII_QSPHY_PCTL);
249 switch (pctl & PCTL_OPMASK) {
250 case PCTL_10_T:
251 mii->mii_media_active |= IFM_10_T|IFM_HDX;
252 break;
253 case PCTL_10_T_FDX:
254 mii->mii_media_active |= IFM_10_T|IFM_FDX;
255 break;
256 case PCTL_100_TX:
257 mii->mii_media_active |= IFM_100_TX|IFM_HDX;
258 break;
259 case PCTL_100_TX_FDX:
260 mii->mii_media_active |= IFM_100_TX|IFM_FDX;
261 break;
262 case PCTL_100_T4:
263 mii->mii_media_active |= IFM_100_T4;
264 break;
265 default:
266
267 mii->mii_media_active |= IFM_NONE;
268 break;
269 }
270 } else
271 mii->mii_media_active = ife->ifm_media;
272 }
273
274 void
275 qsphy_reset(struct mii_softc *sc)
276 {
277 mii_phy_reset(sc);
278 PHY_WRITE(sc, MII_QSPHY_IMASK, 0);
279 }