root/dev/ic/bt463reg.h

/* [<][>][^][v][top][bottom][index][help] */

INCLUDED FROM


    1 /*      $OpenBSD: bt463reg.h,v 1.2 2001/04/21 20:03:54 aaron Exp $ */
    2 /*      $NetBSD: bt463reg.h,v 1.1 1998/08/18 07:43:09 thorpej Exp $     */
    3 
    4 /*-
    5  * Copyright (c) 1998 The NetBSD Foundation, Inc.
    6  * All rights reserved.
    7  *
    8  * This code is derived from software contributed to The NetBSD Foundation
    9  * by Jason R. Thorpe of the Numerical Aerospace Simulation Facility,
   10  * NASA Ames Research Center.
   11  *
   12  * Redistribution and use in source and binary forms, with or without
   13  * modification, are permitted provided that the following conditions
   14  * are met:
   15  * 1. Redistributions of source code must retain the above copyright
   16  *    notice, this list of conditions and the following disclaimer.
   17  * 2. Redistributions in binary form must reproduce the above copyright
   18  *    notice, this list of conditions and the following disclaimer in the
   19  *    documentation and/or other materials provided with the distribution.
   20  * 3. All advertising materials mentioning features or use of this software
   21  *    must display the following acknowledgement:
   22  *      This product includes software developed by the NetBSD
   23  *      Foundation, Inc. and its contributors.
   24  * 4. Neither the name of The NetBSD Foundation nor the names of its
   25  *    contributors may be used to endorse or promote products derived
   26  *    from this software without specific prior written permission.
   27  *
   28  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
   29  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
   30  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
   31  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
   32  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
   33  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
   34  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
   35  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
   36  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
   37  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
   38  * POSSIBILITY OF SUCH DAMAGE.
   39  */
   40 
   41 /*
   42  * Register definitions for the Brooktree Bt463 135MHz Monolithic
   43  * CMOS TrueVu RAMDAC.
   44  */
   45 
   46 /*
   47  * Directly-accessible registers.  Note the address register is
   48  * auto-incrementing.
   49  */
   50 #define BT463_REG_ADDR_LOW              0x00    /* C1,C0 == 0,0 */
   51 #define BT463_REG_ADDR_HIGH             0x01    /* C1,C0 == 0,1 */
   52 #define BT463_REG_IREG_DATA             0x02    /* C1,C0 == 1,0 */
   53 #define BT463_REG_CMAP_DATA             0x03    /* C1,C0 == 1,1 */
   54 
   55 #define BT463_REG_MAX                   BT463_REG_CMAP_DATA
   56 
   57 /*
   58  * All internal register access to the Bt463 is done indirectly via the
   59  * Address Register (mapped into the host bus in a device-specific
   60  * fashion).  The following register definitions are in terms of
   61  * their address register address values.
   62  */
   63 
   64 /* C1,C0 must be 1,0 */
   65 #define BT463_IREG_CURSOR_COLOR_0       0x0100  /* 3 r/w cycles */
   66 #define BT463_IREG_CURSOR_COLOR_1       0x0101  /* 3 r/w cycles */
   67 #define BT463_IREG_ID                   0x0200
   68 #define BT463_IREG_COMMAND_0            0x0201
   69 #define BT463_IREG_COMMAND_1            0x0202
   70 #define BT463_IREG_COMMAND_2            0x0203
   71 #define BT463_IREG_READ_MASK_P0_P7      0x0205
   72 #define BT463_IREG_READ_MASK_P8_P15     0x0206
   73 #define BT463_IREG_READ_MASK_P16_P23    0x0207
   74 #define BT463_IREG_READ_MASK_P24_P27    0x0208
   75 #define BT463_IREG_BLINK_MASK_P0_P7     0x0209
   76 #define BT463_IREG_BLINK_MASK_P8_P15    0x020a
   77 #define BT463_IREG_BLINK_MASK_P16_P23   0x020b
   78 #define BT463_IREG_BLINK_MASK_P24_P27   0x020c
   79 #define BT463_IREG_TEST                 0x020d
   80 #define BT463_IREG_INPUT_SIG            0x020e  /* 2 of 3 r/w cycles */
   81 #define BT463_IREG_OUTPUT_SIG           0x020f  /* 3 r/w cycles */
   82 #define BT463_IREG_REVISION             0x0220
   83 #define BT463_IREG_WINDOW_TYPE_TABLE    0x0300  /* 3 r/w cycles */
   84 
   85 #define BT463_NWTYPE_ENTRIES            0x10    /* 16 window type entries */
   86 
   87 /* C1,C0 must be 1,1 */
   88 #define BT463_IREG_CPALETTE_RAM         0x0000  /* 3 r/w cycles */
   89 
   90 #define BT463_NCMAP_ENTRIES             0x210   /* 528 CMAP entries */

/* [<][>][^][v][top][bottom][index][help] */